(Click Category to List Courses)
19 - EEE - Electrical & Electronics Engineering
EEE 185A - VHDL for Designers (3 Days)
| Code | Start Date | Duration | Venue | |
|---|---|---|---|---|
| EEE 185A | 24 November 2024 | 3 Days | Istanbul | Registration Form Link |
Course Description
Comprehensive VHDL is the industry standard training course teaching the application of VHDL for FPGA and ASIC design. Fully updated and restructured to reflect current best practice, engineers can attend either the individual modules, or the full 5-day course. It prepares the engineer for practical project readiness for FPGA designs. While the emphasis is on the practical VHDL-to-hardware flow for FPGA devices, this module also provides the essential foundation needed by ASIC and FPGA designers wishing to apply the more advanced features of VHDL covered in the next module. Delegates targeting FPGAs will take away a flexible project infrastructure which includes a set of scripts, example designs, modules and constraint files to use, adapt and extend on their own projects.
The minumum number of participants for this course is 5.
Course Objectives
- Understanding the VHDL language concepts and constructs essential for FPGA design
- Learning how to write VHDL for effective RTL synthesis
- Learning how to target VHDL code to an FPGA device architecture
- Learning how to write simple VHDL test benches
- Mastering the tool flow from VHDL through simulation, synthesis and place-and-route
- Learning how to write high quality VHDL code that reflects best practice in the industry
Who Should Attend?
- Engineers who wish to become skilled in the practical use of VHDL for FPGA or ASIC design
- Engineers who are about to embark on the first VHDL design project
- Engineers who have already acquired some practical experience in the use of VHDL, but wish to consolidate and extend their knowledge within a training environment
Course Details/Schedule
Day 1
- Introduction to the scope and application of VHDL
- Getting Started
- FPGA Design Flow (Practical exercises using a hardware board)
- Design Entities
Day 2
- Processes
- Synthesising Combinational Logic
- VHDL types
- Synthesis of Arithmetic
Day 3
- Synthesising Sequential Logic
- FSM Synthesis
- Memories
- Basic TEXTIO
